Co-Design Problem Areas

Interface

Processor

ASIC

Memory

Interface

Analog I/O

DMA

2. HDL Modeling

Architectural synthesis

Logic synthesis

Physical synthesis

3. Software synthesis,

Optimization,

Retargetable code gen.,

Debugging &

Programming environ.

1. Design environment, co-simulation

constraint analysis.

4. Test Issues

Previous slide

Next slide

Back to first slide

View graphic version