Two programs one memory

main() {
    ...
    yield()
}

main() {
    ...
    yield()
}

Save/restore
Very much like car sharing
What are we aiming for?

- Illusion of a private address space
  - Identical copy of an address space in multiple programs
    - Remember `fork()`?
- Simplifies software architecture
  - One program is not restricted by the memory layout of the others
Two processes, one memory?
Two processes, one memory?
This is called segmentation
All addresses are logical address

- They consist of two parts
  - Segment selector (16 bit) + offset (32 bit)
• Segment selector (16 bit)
  • Is simply an index into an array (Descriptor Table)
  • That holds segment descriptors
    - Base and limit (size) for each segment
Elements of that array are segment descriptors

- Base address
  - 0 – 4 GB
- Limit (size)
  - 0 – 4 GB
- Access rights
  - Executable, readable, writable
  - Privilege level (0 - 3)
## Segment descriptors

<table>
<thead>
<tr>
<th>Field</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>Base 31:24</td>
<td>Segment base address</td>
</tr>
<tr>
<td>G</td>
<td>Granularity</td>
</tr>
<tr>
<td>D/B</td>
<td>Default operation size (0 = 16-bit segment; 1 = 32-bit segment)</td>
</tr>
<tr>
<td>AVL</td>
<td>Available for use by system software</td>
</tr>
<tr>
<td>Seg. Limit 19:16</td>
<td>Segment limit (19:0)</td>
</tr>
<tr>
<td>P</td>
<td>Descriptor privilege level</td>
</tr>
<tr>
<td>DPL</td>
<td>Segment present</td>
</tr>
<tr>
<td>S</td>
<td>Descriptor type (0 = system; 1 = code or data)</td>
</tr>
<tr>
<td>Type</td>
<td>Segment type</td>
</tr>
<tr>
<td>Base 23:16</td>
<td></td>
</tr>
<tr>
<td>Base Address 15:0</td>
<td>Segment address (15:0)</td>
</tr>
<tr>
<td>Segment Limit 15:0</td>
<td>Segment limit (15:0)</td>
</tr>
</tbody>
</table>

- **L** — 64-bit code segment (IA-32e mode only)
- **AVL** — Available for use by system software
- **BASE** — Segment base address
- **D/B** — Default operation size (0 = 16-bit segment; 1 = 32-bit segment)
- **DPL** — Descriptor privilege level
- **G** — Granularity
- **LIMIT** — Segment Limit
- **P** — Segment present
- **S** — Descriptor type (0 = system; 1 = code or data)
- **TYPE** — Segment type
Offsets into segments (x in our example) or “Effective addresses” are in registers
• Logical addresses are translated into physical
• *Effective address + DescriptorTable[selector].Base*
• Logical addresses are translated into physical
  • Effective address + DescriptorTable[selector].Base
• Logical addresses are translated into physical
• Effective address + DescriptorTable[selector].Base
Logical addresses are translated into physical

Effective address + DescriptorTable[selector].Base
Same picture
• Offsets (effective addresses) are in registers
  • *Effective address + DescriptorTable[selector].Base*
  • But where is the selector?
Right! Segment registers

- Hold 16 bit segment selectors
  - Pointers into a special table
  - Global or local descriptor table
- Segments are associated with one of three types of storage
  - Code
  - Data
  - Stack
Programming model

• Segments for: code, data, stack, “extra”
  • A program can have up to 6 total segments
  • Segments identified by registers: cs, ds, ss, es, fs, gs

• Prefix all memory accesses with desired segment:
  • mov eax, ds:0x80  (load offset 0x80 from data into eax)
  • jmp cs:0xab8     (jump execution to code offset 0xab8)
  • mov ss:0x40, ecx (move ecx to stack offset 0x40)
Segmented programming (not real)

```
static int x = 1;
int y; // stack
if (x) {
    y = 1;
    printf ("Boo");
} else
    y = 0;
```

```
ds:x = 1; // data
ss:y;     // stack
if (ds:x) {
    ss:y = 1;
    cs:printf(ds:"Boo");
} else
    ss:y = 0;
```
Programming model, cont.

- This is cumbersome, so infer code, data and stack segments by instruction type:
  - Control-flow instructions use code segment (jump, call)
  - Stack management (push/pop) uses stack
  - Most loads/stores use data segment
- Extra segments (es, fs, gs) must be used explicitly
Code segment

- Code
  - CS register
  - EIP is an offset inside the segment stored in CS
- Can only be changed with
  - procedure calls,
  - interrupt handling, or
  - task switching
Data segment

• Data
  • DS, ES, FS, GS
  • 4 possible data segments can be used at the same time
Stack segment

- Stack
  - SS
- Can be loaded explicitly
  - OS can set up multiple stacks
  - Of course, only one is accessible at a time
Segmentation works for isolation, i.e., it does provide programs with illusion of private memory.
Segmentation is ok... but
What if process needs more memory?
What if process needs more memory?
You can relocate P2
Or even swap it out to disk
Problems with segments

• But it's inefficient
  • Relocating or swapping the entire process takes time
• Memory gets fragmented
  • There might be no space (gap) for the swapped out process to come in
  • Will have to swap out other processes
Paging
Pages
Paging idea

- Break up memory into 4096-byte chunks called pages
  - Modern hardware supports 2MB, 4MB, and 1GB pages
- Independently control mapping for each page of linear address space

- Compare with segmentation (single base + limit)
  - many more degrees of freedom
mov (%EBX), EAX  # mov value from the location pointed by EBX into EAX
EAX = 0
EBX = 20 983 809

20 983 809 = 00 0000 0101 00 0000 0011 0000 0000 0001

Virtual Address Space (or Memory) of the Process

0  1  2

... page number = 5123
or (0b1 0100 0000 0011)

Physical Memory

0  1  2  3  4  5  6  7  8  9 10 11 12
```
mov (%EBX), EAX  # mov value from the location pointed by EBX into EAX
EAX = 0
EBX = 20 983 809

20 983 809 = 00 0000 0101|00 0000 0011|0000 0000 0001
```

Virtual Address Space (or Memory) of the Process

CR3 = 0

```
| 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 |
```

1M (1,048,575)

page number = 5123
or (0b1 0100 0000 0011)
mov (%EBX), EAX  # mov value from the location pointed by EBX into EAX
EAX = 0
EBX = 20 983 809

20 983 809 = \text{00 0000 0101 00 0000 0011 0000 0000 0001}

Virtual Address Space (or Memory) of the Process

CR3 = 0

Physical Memory

32 bits (4 bytes)

Level 1 (Page Table Directory)

1M (1,048,575)

page number = 5123 or (0b1 0100 0000 0011)
mov (%EBX), EAX  # mov value from the location pointed by EBX into EAX
EAX = 0
EBX = 20 983 809

20 983 809 = 00 0000 010 | 00 0000 0011 | 0000 0000 0001

Virtual Address Space (or Memory) of the Process

CR3 = 0

Physical Memory

32 bits (4 bytes)

Level 1 (Page Table Directory)

Level 2 (Page Table)

page number = 5123
or (0b1 0100 0000 0011)
mov (%EBX), EAX  # mov value from the location pointed by EBX into EAX
EAX = 0
EBX = 20 983 809

20 983 809 = 00 0000 0101 00 0000 0010 0000 0000 0001

Virtual Address Space (or Memory) of the Process

CR3 = 0

page number = 5123 or (0b1 0100 0000 0011)

Physical Memory

32 bits (4 bytes)

Level 1 (Page Table Directory)

Level 2 (Page Table)

Page
• Result:
  • EAX = 55
Page translation

Linear Address

31 22 21 12 11 0

Directory  Table  Offset

Page Directory

10

PDE with PS=0

Page Table

10

PTE

4-KByte Page

12

Physical Address

20

CR3

20

32
**Page directory entry (PDE)**

| 31  | 30  | 29  | 28  | 27  | 26  | 25  | 24  | 23  | 22  | 21  | 20  | 19  | 18  | 17  | 16  | 15  | 14  | 13  | 12  | 11  | 10  | 9   | 8   | 7   | 6   | 5   | 4   | 3   | 2   | 1   | 0   |
|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|
|     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |

- Address of page table
- Ignored
- 0 Ign A P CD PW UTRU RW 1 PDE: page table

- 20 bit address of the page table
Page directory entry (PDE)

- 20 bit address of the page table
- Wait... 20 bit address, but we need 32 bits
Page directory entry (PDE)

- 20 bit address of the page table
- Wait... 20 bit address, but we need 32 bits

- Pages 4KB each, we need 1M to cover 4GB
- Pages start at 4KB (page aligned boundary)
Page directory entry (PDE)

<table>
<thead>
<tr>
<th>Bit</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>#1</td>
<td>R/W – writes allowed?</td>
</tr>
<tr>
<td></td>
<td>But allowed where?</td>
</tr>
</tbody>
</table>

- Bit #1: R/W – writes allowed?
- But allowed where?
Page directory entry (PDE)

- Bit #1: R/W – writes allowed?
  - But allowed where?
  - One page directory entry controls 1024 Level 2 page tables
    - Each Level 2 maps 4KB page
  - So it's a region of 4KB x 1024 = 4MB
**Page directory entry (PDE)**

<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
</table>

| Address of page table | Ignored | 0 | Ign | A | P | C | D | P | W | U | S | R | S | W | PDE: page table |

- **Bit #2: U/S – user/supervisor**
  - If 0 – user-mode access is not allowed
  - Allows protecting kernel memory from user-level applications
Page translation

Linear Address

31 22 21 12 11 0

Directory | Table | Offset

Page Directory

PDE with PS=0

CR3

Page Table

PTE

Physical Address

4-KByte Page
## Page table entry (PTE)

<table>
<thead>
<tr>
<th>Bit</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>PTE: 4KB page</td>
</tr>
<tr>
<td>1</td>
<td>Ignored</td>
</tr>
<tr>
<td>2-3</td>
<td>GT</td>
</tr>
<tr>
<td>4</td>
<td>P</td>
</tr>
<tr>
<td>5</td>
<td>T</td>
</tr>
<tr>
<td>6</td>
<td>D</td>
</tr>
<tr>
<td>7</td>
<td>A</td>
</tr>
<tr>
<td>8-9</td>
<td>PC</td>
</tr>
<tr>
<td>10</td>
<td>D</td>
</tr>
<tr>
<td>11</td>
<td>T</td>
</tr>
<tr>
<td>12</td>
<td>P</td>
</tr>
<tr>
<td>13</td>
<td>S</td>
</tr>
<tr>
<td>14</td>
<td>U</td>
</tr>
<tr>
<td>15</td>
<td>R</td>
</tr>
<tr>
<td>16</td>
<td>W</td>
</tr>
<tr>
<td>20-29</td>
<td>Address of 4KB page frame</td>
</tr>
</tbody>
</table>

- **20 bit address of the 4KB page**
  - Pages 4KB each, we need 1M to cover 4GB
- **Bit #1: R/W – writes allowed?**
  - To a 4KB page
- **Bit #2: U/S – user/supervisor**
  - If 0 user-mode access is not allowed
- **Bit #5: A – accessed**
- **Bit #6: D – dirty – software has written to this page**
Back of the envelope

• If a page is 4K and an entry is 4 bytes, how many entries per page?
Back of the envelope

- If a page is 4K and an entry is 4 bytes, how many entries per page?
  - 1k
Back of the envelope

• If a page is 4K and an entry is 4 bytes, how many entries per page?
  • 1k
• How large of an address space can 1 page represent?
Back of the envelope

• If a page is 4K and an entry is 4 bytes, how many entries per page?
  • 1k

• How large of an address space can 1 page represent?
  • 1k entries * 1page/entry * 4K/page = 4MB
Back of the envelope

- If a page is 4K and an entry is 4 bytes, how many entries per page?
  - 1k
- How large of an address space can 1 page represent?
  - 1k entries * 1page/entry * 4K/page = 4MB
- How large can we get with a second level of translation?
Back of the envelope

- If a page is 4K and an entry is 4 bytes, how many entries per page?
  - 1k

- How large of an address space can 1 page represent?
  - 1k entries * 1page/entry * 4K/page = 4MB

- How large can we get with a second level of translation?
  - 1k tables/dir * 1k entries/table * 4k/page = 4 GB
  - Nice that it works out that way!
Why do we need paging?

• Compared to segments pages provide fine-grained control over memory layout
  • No need to relocate/swap the entire segment
    – One page is enough
  
• You're trading flexibility (granularity) for overhead of data structures required for translation
Example 1: Ultimate flexibility

- Each byte can be relocated anywhere in physical memory
- What's the overhead of page tables?
  - Imagine we use array instead of page tables (for simplicity)
Example 1: Ultimate flexibility

- Each byte can be relocated anywhere in physical memory
- What's the overhead of page tables?
  - Imagine we use array instead of page tables (for simplicity)
  - We need 4 bytes to relocate each other byte
    - 4 bytes describe 32bit address
  - Therefore, we need array of 4 bytes x 4B entries
    - 16GBs
Example 2: Reasonable flexibility

- Each 4K bytes (a page) can be relocated anywhere in physical memory
- What's the overhead of page tables?
  - Again, imagine we use array instead of page tables (for simplicity)
Example 2: Reasonable flexibility

• Each 4K bytes (a page) can be relocated anywhere in physical memory

• What's the overhead of page tables?
  • Again, imagine we use array instead of page tables (for simplicity)
  • We need 4 bytes to relocate each 4KB page
    – 4 bytes describe 32bit address
  • Therefore, we need array of 4 bytes x 1M entries
    – If we split 4GB address space, into 4GB pages, we need 1M pages
  • We need 4MB array
Example 3: Less flexibility

- Each 1M bytes (a 1MB page) can be relocated anywhere in physical memory
- What's the overhead of page tables?
  - Again, imagine we use array instead of page tables (for simplicity)
  - We need 4 bytes to relocate each 1MB page
    - 4 bytes describe 32bit address
  - Therefore, we need array of 4 bytes x 4K entries
    - If we split 4GB address space, into 1MB pages, we need 4K pages
  - We need 16KB array
    - Wow! That's much less than 4MB required for 4KB pages
But why do we need page tables

• Instead of arrays?
But why do we need page tables

... Instead of arrays?

- Page tables represent sparse address space more efficiently
  - An entire array has to be allocated upfront
  - But if the address space uses a handful of pages
  - Only page tables (Level 1 and 2 need to be allocated to describe translation)
- On a dense address space this benefit goes away
  - I'll assign a homework!
Recap: complete address translation
Logical Address (or Far Pointer)

Segment Selector
Offset

Global Descriptor Table (GDT)
Segment Descriptor
Segment Base Address

Segment

Linear Address Space

Linear Address
Dir Table Offset

Page Table
Entry

Page Directory
Entry

Page

Physical Address Space

Segmentation

Paging
Logical Address (or Far Pointer)

- Segment Selector
- Offset

Segment Base Address

Global Descriptor Table (GDT)
- Segment Descriptor

Segment
- Lin. Addr.

Linear Address Space
- Linear Address
  - Dir
  - Table
  - Offset

Segmentation

Page Table
- Page Directory
  - Entry
- Entry

Paging

Physical Address Space
- Page
- Phy. Addr.
But what about isolation?

- Two programs, one memory?
But what about isolation?

- Two programs, one memory?
- Each process has its own page table
  - OS switches between them
TLB

• Walking page table is slow
  • Each memory access is 240 (local) - 360 (one QPI hop away) cycles on modern hardware
  • L3 cache access is 50 cycles

\[ \text{cr3} \]
**TLB**

- CPU caches results of page table walks
  - In translation lookaside buffer (TLB)

<table>
<thead>
<tr>
<th>Virt</th>
<th>Phys</th>
</tr>
</thead>
<tbody>
<tr>
<td>0xf0231000</td>
<td>0x1000</td>
</tr>
<tr>
<td>0x00b31000</td>
<td>0x1f000</td>
</tr>
<tr>
<td>0xb0002000</td>
<td>0xc1000</td>
</tr>
<tr>
<td></td>
<td></td>
</tr>
</tbody>
</table>
TLB invalidation

- TLB is a cache (in CPU)
  - It is not coherent with memory
  - If page table entry is changes, TLB remains the same and is out of sync

<table>
<thead>
<tr>
<th>Virt</th>
<th>Phys</th>
</tr>
</thead>
<tbody>
<tr>
<td>0xf0231000</td>
<td>0x1000</td>
</tr>
<tr>
<td>0x00b31000</td>
<td>0x1f000</td>
</tr>
<tr>
<td>0xb0002000</td>
<td>0xc1000</td>
</tr>
</tbody>
</table>

Same Virt Addr.  No Change!!!
TLB invalidation

• After every page table update, OS needs to manually invalidate cached values
  • Flush TLB
    – Either one specific entry
    – Or entire TLB, e.g., when CR3 register is loaded
    – This happens when OS switches from one process to another
  • This is expensive
    – Refilling the TLB with new values takes time
Tagged TLBs

- Modern CPUs have “tagged TLBs”,
  - Each TLB entry has a “tag” – identifier of a process
  - No need to flush TLBs on context switch
- On Intel this mechanism is called
  - Process-Context Identifiers (PCIDs)

<table>
<thead>
<tr>
<th>Virt</th>
<th>Phys</th>
<th>Tag</th>
</tr>
</thead>
<tbody>
<tr>
<td>0xf0231000</td>
<td>0x1000</td>
<td>P1</td>
</tr>
<tr>
<td>0x00b31000</td>
<td>0x1f000</td>
<td>P2</td>
</tr>
<tr>
<td>0xb0002000</td>
<td>0xc1000</td>
<td>P1</td>
</tr>
</tbody>
</table>
Compared to segments pages allow ...

- Emulate large virtual address space on a smaller physical memory
  - In our example we had only 12 physical pages
  - But the program can access all 1M pages in its 4GB address space
  - The OS will move other pages to disk
Compared to segments pages allow ...

- Share a region of memory across multiple programs
- Communication (shared buffer of messages)
- Shared libraries
More paging tricks

• Protect parts of the program
  • E.g., map code as read-only
    – Disable code modification attacks
    – Remember R/W bit in PTD/PTE entries!
  • E.g., map stack as non-executable
    – Protects from stack smashing attacks
    – Non-executable bit
When would you disable paging?
When would you disable paging?

- Imagine you're running a memcached
  - Key/value cache
- You serve 1024 byte values (typical) on 10Gbps connection
  - 1024 byte packets can leave every 835ns, or 1670 cycles (2GHz machine)
  - This is your target budget per packet
When would you disable paging?

- Now, to cover 32GB RAM with 4K pages
  - You need 64MB space
  - 64bit architecture, 3-level page tables
- Page tables do not fit in L3 cache
  - Modern servers come with 32MB cache
- Every cache miss results in up to 3 cache misses due to page walk (remember 3-level page tables)
  - Each cache miss is 250 cycles

- Solution: 1GB pages
Questions?
More paging tricks

• Determine a working set of a program?
More paging tricks

- Determine a working set of a program?
  - Use “accessed” bit
More paging tricks

- Determine a working set of a program?
  - Use “accessed” bit
- Iterative copy of a working set?
  - Used for virtual machine migration
More paging tricks

• Determine a working set of a program?
  • Use “accessed” bit
• Iterative copy of a working set?
  • Used for virtual machine migration
  • Use “dirty” bit
More paging tricks

- Determine a working set of a program?
  - Use “accessed” bit
- Iterative copy of a working set?
  - Used for virtual machine migration
  - Use “dirty” bit
- Copy-on-write memory, e.g. lightweight `fork()`?
More paging tricks

- Determine a working set of a program?
  - Use “accessed” bit

- Iterative copy of a working set?
  - Used for virtual machine migration
  - Use “dirty” bit

- Copy-on-write memory, e.g. lightweight fork()?  
  - Map page as read/only