

Custom Processor Core Construction from C Code

Jelena Trajkovic and Daniel D. Gajski
Center for Embedded Computer Systems
UC Irvine




Outline

- p Introduction
- p Initial Data path Extraction
- p Data path Optimization
- p Experimental results
- p Conclusion and Future Directions



Introduction

- p Application implementation options
 - 1. Chose processor, compile application
 - c Cheaper, shorter time-to-market
 - c Scalable with code size
 - D May not have resources for optimal execution
 - 2. Design HW for the application
 - c Optimal components and structures
 - D Longer development time
 - D Not scalable
- p Our goal: benefits from 1 & quality of 2



Problem Definition


- ⌘ What is the best data path to execute given C code?
 - n “The best” architecture is one that meets given constraints
 - n Manual design
 - ⌘ Not scalable for large application
 - n Solution: Automatically extract data path from C code



Approach (1/2)


p Traditional

- n Data path and controller are generated simultaneously
 - p Applicable to small code size




p Proposed

- n Separate *Data path* and controller generation
- n Derive Data path from C code



Approach (2/2)

- p Our design flow
 - n Extract *Initial Data path (IDp)*
 - p For max performance
 - n Optimize Data path
 - p Iteratively based on designer constraints
- p Benefits
 - n Automate data path extraction
 - n Standard input – C reference code
 - n Scalability (~10000 lines of code)
 - n Controllability of data path design
 - n Quality



Outline

- p Introduction
- p Initial Data path Extraction
- p Data path Optimization
- p Experimental results
- p Conclusion and Future Directions



Initial Data path Extraction

- p Set of C code properties
 - n Data types, operators, parallelism, loops, dependences

- p Set of HW components and templates
 - n Functional units, storage elements, interconnect
 - n Connectivity scheme, pipelining

- p Matching heuristics
 - n Data types and representation → bit-width
 - n Parallelism → number of FUs, number of registers in RF, pipelining



Example: C Code Properties \rightarrow HW

- Set of operations


{+, -, shr, *, >}

- Max concurrent occurrence

$m_+ = 3, m_- = 2, m_{shr} = 1, m_* = 2, m_> = 1$

- Mapping operations \rightarrow FU

+ \rightarrow ALU, - \rightarrow ALU, shr \rightarrow ALU, * \rightarrow mul, > \rightarrow comp



- Max concurrent transfers of source and destination operands

- Source and destination busses

- Greedy interconnect

- Create Initial Data path (IDp)


Outline

- p Introduction
- p Initial Data path Extraction
- p Data path Optimization
- p Experimental results
- p Conclusion and Future Directions



Main steps in Data path Optimization

- Ⓟ Compile and profile IDp
- Ⓟ Select *Critical code* to be optimized
- Ⓟ Create *Usage Plot* for components
- Ⓟ Estimate *Timing Overhead* from *Resource constraints*
- Ⓟ Balance out the remaining components of Dp



Critical Code Extraction

- p Critical Code
 - n Set of Basic Blocs (BB)
 - n Contributes the most to the execution time

- p Selects based on relative length (l) and frequency (f)
 - n High length
 - n High frequency
 - n High frequency-length product

- p Designer specifies Critical Code
 - n By selecting parameters P_l , P_f , P_{fl}




Usage Plot and Timing Overhead

- p For selected BBs create usage plot
 - n Usage per cycle
 - n Annotate with execution frequency

- p Resource constraint
 - n e.g. adder = 2


- p Model delayed execution
 - n Extra operations “executed” in available cycles
 - n Estimate d_c – number of extra cycles
- p The smallest d_c becomes *Timing Overhead*



Balancing Unrestricted Components

- p Select designs to be evaluated
 - n Set number of components with resource constraints
 - n Set other resources to values in IDp
 - n Select a component type to be varied

- p E.g. multiplier: two designs
 - n With one or with two multipliers
 - n Having one multiplier satisfies Timing Overhead




Outline

- p Introduction
- p Initial Data path Extraction
- p Data path Optimization
- p Experimental results
- p Conclusion and Future Directions



Experimental Results

Bench	(P_l, P_f, P_{fl}) [%]	LoC	Gen. Time [sec]	
			Non-pipe	Pipe
bdist2	(60, 50, 45)	61	0.2	0.8
Sort	(80, 60, 45)	33	0.1	0.1
dct32	(18, 65, 50)	1006	1.3	2.3
Mp3	(30, 55, 50)	13898	15.6	42.6



p Two set of experiments to be shown

- n Interactive design exploration
- n Design refinement quality

p Benchmarks

- n bdist2 (from MPEG2 encoder), Sort (bubble sort), dct32 (from MP3 decoder) and Mp3 (decoder)

Interactive Design Exploration

p Designer specifies

- n Partial resource constraint
- n Parameters for critical code extraction
- n Design choice (pipelined/non-pipelined)

p Baseline:

- n MIPS-style: ALU, multiplier, 128-entry RF2x1 and 2 source and 1 destination bus
- n A divider for Mp3 baseline implementation
- n Memory size customized per application



Description of Generated Architectures

p Difference from baseline


Bench	Pipe	ALU1	ALU2	ALU3	RF2x1	RF4x2	RF6x3	RF8x4	RF16x8	IDp
Bdist2	N	#R=64	#R=64	#R=64	#R=64	#R=64	#R=64	#R=64	#R=64	Rf 16x8, 3 Alu, 2 Mul
	Y	#R=32	#R=32	#R=32	#R=32	#R=32	#R=32	#R=32	#R=32	
Sort	N	#R=16	#R=16	#R=16	#R=16	#R=16	#R=16	#R=16	#R=16	Rf 16x8, 2 Alu
	Y	#R=16	#R=16	#R=16	#R=16	#R=16	#R=16	#R=16	#R=16	
dct32	N	Rf4x2	Rf6x3	Rf8x4	-	2 Alu	3 Alu	3 Alu	3 Alu	Rf 16x8, 3 Alu, 2 Mul
	Y	Rf4x2	Rf4x2	Rf6x3	-	2 Alu	2 Alu	2 Alu	3Alu	
Mp3	N	-	Rf6x3	Rf8x4	-	2 Alu	3 Alu	3 Alu	3 Alu	Rf 16x8, 3 Alu, 2 Mul
	Y	Rf4x2	Rf6x3	Rf6x3	-	2 Alu	2 Alu	2 Alu	2 Alu	

Example: Mp3

p Baseline

- n MIPS-style: ALU, multiplier, 128-entry RF2x1 and 2 source and 1 destination bus, divider


Bench	Pipe	ALU1	ALU2	ALU3	RF2x1	RF4x2	RF6x3	RF8x4	RF16x8	IDp
Mp3	N	-	Rf6x3	Rf8x4	-	2 Alu	3 Alu	3 Alu	3 Alu	Rf 16x8, 3 Alu, 2 Mul
	Y	Rf4x2	Rf6x3	Rf6x3	-	2 Alu	2 Alu	2 Alu	2 Alu	Mul



Number of Execution Cycles


p Non-pipelined

- n bdist2 - biggest saving for IDp
- n Sort – smallest improvement
- n dct32 – ALU3
- n Mp3 – ALU2 optimum



p Pipelined

- n less overall saving



Total Execution Time

p Post-synthesis

p bdist2

n pipelined RF4x2

p Sort

n Non-pipelined ALU1

p Reduced resources

p dct32





n Non-pipelined ALU2

p Large Tclk

p Mp3


n Non-pipelined ALU2

p Large Tclk



Design Refinement Quality

- p Relative to manual design
 - n dct32
- p Generated vs. manual
 - n No.cycles:
 - p 23% - 80% extra
 - n Tclk:
 - p 29% speedup – 20% slowdown
 - n Best Texe:
 - p RF4x2: 23% extra
- p Generated vs. academic HLS
 - n Generated has better performance
 - n HLS has better area
- p Design time: Generated → 2.3 sec vs. Manual → 3-man week



Conclusion

p Contributions

- n Algorithm for basic block analysis and core generation
- n Iterative algorithm for optimizing resource utilization
- n Demonstration on large C examples (>13K LOC)

p Benefits

- n Automatic C input to core datapath construction
- n Scalable to any size of C code
- n Datapath construction controllable using designer constraints
- n Generated core quality comparable to manual design

p Future work

- n Automatic pipeline configuration from C code
- n Forwarding based on static C code analysis



Acknowledgments

- p The authors wish to thank Pramod Chandraiah for providing the Mp3 source code
- p Many thanks to Pramod Chandraiah, Weiwei Chen, Gunar Schirner, Lin Yang and Bin Zhang for manual designs and Roger Ang, Hansu Cho and Dongwan Shin for manual and HLS designs for *dct32*
- p We would also like to thank Mehrdad Reshadi and Bitra Gorjiara for compiler support and Verilog generator



Thank You

p Questions?

