


Student ID: _____

Q1: Register Design

[10 points]

Design a 4-bit register with 2 control inputs s_1 and s_0 , 4 data inputs $I_3..I_0$, and 4 data outputs $Q_3..Q_0$. If $s_1s_0 = 00$, it means maintain the present value, $s_1s_0 = 01$ means load, and $s_1s_0 = 10$ means clear. $s_1s_0 = 11$ means to rotate left by 1, so 0101 would become 1010 and 1000 would become 0001.

[HINT: use D-Flip Flops and Mux]



Student ID: _____

Q2: FSM Design

[20 points]

Design a state diagram for a recognizer that recognizes an input sequence **11101**. It has an input X and output Y. The recognizer sets the output to 1 (**Y = 1**) for exactly one clock cycle if the last five values on the input X were **11101**.

a. For the given input sequence, define the output sequence; (2 points)

X	1	0	0	1	1	1	0	0	1	1	1	0	1	1	1	0	1	0	1	1	1
Y	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	1	0	0	0	0

b. Capture the FSM. (8 points)

c. Create the architecture (3 points)

Student ID: _____

d. Encode the states (2 points).

e. Create the state table (5 points).

Student ID: _____

Q3: Circuit Design

[10 points]

Design a circuit that is activated on a “**START**” signal and outputs a signal “**PULSE**” on a regular interval as described below.

The circuit cycles through 16 clock cycle periods (0 through 15 cycles) and asserts “**PULSE**” on clock cycles 1, 7, 8, 15. Design this circuit using the following components:

- 4-bit Counter
- Decoder
- Logic gates

Student ID: _____

Student ID: _____

Q4: Combinational Component Design **[10 points]**

Design a combinational component that implements the following function:

$$F(x,y) = \begin{cases} 3x > 4y \\ 2x + 5y \\ \text{else} \\ 2x - y \end{cases}$$

Use the following components:

- Adder
- Subtractor
- Shifter
- Comparator
- Multiplexer

Student ID: _____

Student ID: _____

Q5: ALU Design


[20 points]

We are going to design a 4-bit Arithmetic Unit (AU) with the following functional table:

M1	M0	Function Name	F(A,B)
0	0	Add A and B	A+B
0	1	Subtract 2 times B from A	A-2*B
1	0	Increment A	A+1
1	1	Add 4 times B and A	A + 4*B

A and B are two 4-bit binary numbers a₃a₂a₁a₀ and b₃b₂b₁b₀.
M1, M0 are the control inputs to this AU.

For doing this, the blocks labeled AE (Arithmetic Extender) and CE (Carry Extender) in the following block diagram should be designed:



- a. Fill the following table for y₃, y₂, y₁, y₀ and c₀ based on the inputs of the AU which are a₃,a₂,a₁,a₀, b₃,b₂,b₁,b₀, M1 and M0: (10 points)

M1	M0	y ₃	y ₂	y ₁	y ₀	c ₀
0	0					
0	1					
1	0					
1	1					

Student ID: _____

- b. Using the table that you reached in part (a), derive the logic equations for **y1**, **y0** and **c0**. (10 points)

Student ID: _____


Q6: Counter Design

[10 points]

Design a 4-bit counter using two 2-bit counters. You may use logic gates as well.

E is enable input. When **E=1**, it counts at every clock cycle. When **E=0**, it stops counting and output stays unchanged.

clr is clear input. When **clr=1**, it starts counting from 0 from the next clock cycle if **E=1**.



Student ID: _____

Student ID: _____