Methodological Issues: Synthesis

• Watching is restricted to a single signal

  • flip-flop implementation

• Exception behavior may not be synthesizable

  • models (low-level) hardware

• Multiple or two-phase clocks

  • a process can only be operated off one clock edge

Previous slide

Next slide

Back to first slide

View graphic version