Language Comparisons

• Verilog, VHDL: compiler produces inputs to run a DES simulator.

• Esterel: compiler produces a single deterministic FSM.

• CSYN: compiler produces (synthesizable) processes and a simulator.

Previous slide

Next slide

Back to first slide

View graphic version