

# CS142B Language Processor Construction

## Code Generation


Yeoul Na

UCI

May 28, 2019

(updated May 28, 2019)


# Project Overview



# IR to Machine Code

```
BB0: (Entry)
MOV R1, #0
MOV R2, #0
```

```
BB4:
CMP R1, #5
BR_GE BB19
```



```
BB9:
ADD R2, R1
INC R1
JMP BB4
```

```
BB19:
PUSH R2
CALL "printInt"
RETURN
```

# IR to Machine Code


- Computers understand numbers

```
BB0: (Entry)
MOV R1, #0
MOV R2, #0
```

```
BB4:
CMP R1, #5
BR_GE BB19
```

```
BB9:
ADD R2, R1
INC R1
JMP BB4
```

```
BB19:
PUSH R2
CALL "printInt"
RETURN
```



```
011010...
```

```
...
```

# Machine Code Generation

- Machine Code Generation? One to one translation from IR to binary encoding

# Machine Code Generation

- Machine Code Generation? One to one translation from IR to binary encoding
- Instruction Set Architecture
  - Instruction format: ADD rdi,0x38
  - Binary encoding (hex): 48 83 C7 38
- Calling Convention
  - How function parameters are passed (registers or stack)
  - Which registers the callee must preserve for the caller
    - Caller vs callee-saved registers

# Instruction Set Architecture (ISA)

- An abstract model of a computer
- Serves as the interface between software and hardware
- ISA defines
  - Available instructions: ADD, SUB, ...
  - Operand types: Byte, Word, Double-word, ...
  - Registers: EAX, EBX, ECX, ...
  - Addressing modes
  - Binary encoding of instructions
  - Etc.

# x86 Instructions We Support

- add, sub, mov, call, push, pop, ret, jmp, jcc, cmp

# X86 Instruction Format

Instruction Prefixes	Opcode	ModR/M	SIB	Displacement	Immediate
Up to four prefixes of 1 byte each (optional)	1-, 2-, or 3-byte opcode	1 byte (if required)	1 byte (if required)	Address displacement of 1, 2, or 4 bytes or none	Immediate data of 1, 2, or 4 bytes or none

Diagram illustrating the structure of the ModR/M and SIB bytes:

The ModR/M byte bit layout:

7	6	5	3	2	0
Mod	Reg/ Opc	R/M			

The SIB byte bit layout:

7	6	5	3	2	0
Scale	Index	Base			

The [Intel 64 and IA-32 Architectures Software Developer's Manuals](#)' "CHAPTER 2 INSTRUCTION FORMAT"

# Instruction Prefix

- REX Prefixes
  - Specify GPRs and SSE registers
  - Specify 64-bit operand size
  - Specify extended control registers
- Ex) 64-bit operand : REX.W => 0100 1000 (0x48)

Table 2-4. REX Prefix Fields [BITS: 0100WRXB]

Field Name	Bit Position	Definition
-	7:4	0100
W	3	0 = Operand size determined by CS.D
		1 = 64 Bit Operand Size
R	2	Extension of the ModR/M reg field
X	1	Extension of the SIB index field
B	0	Extension of the ModR/M r/m field, SIB base field, or Opcode reg field

# ModR/M Byte

Instruction Prefixes	Opcode	ModR/M	SIB	Displacement	Immediate
Up to four prefixes of 1 byte each (optional)	1-, 2-, or 3-byte opcode	1 byte (if required)	1 byte (if required)	Address displacement of 1, 2, or 4 bytes or none	Immediate data of 1, 2, or 4 bytes or none

Diagram illustrating the bit layout of the ModR/M byte:

The ModR/M byte is 4 bits wide (bits 7 to 4). It is divided into three fields:

- Mod**: bits 7 to 6
- Reg/Opcode**: bits 5 to 3
- R/M**: bit 2

The SIB byte is 3 bits wide (bits 7 to 5). It is divided into three fields:

- Scale**: bit 7
- Index**: bits 6 to 3
- Base**: bit 2

- mod : define addressing modes
- reg/opcode : specify either a register number or three more bits of opcode information
- r/m : specify a register as an operand or can be combined with the mod field to encode an addressing mode

Table 2-2. 32-Bit Addressing Forms with the ModR/M Byte

r8(/r) r16(/r) r32(/r) mm(/r) xmm(/r) (In decimal) /digit (Opcode) (In binary) REG =		AL AX EAX MM0 XMM0 0 000	CL CX ECX MM1 XMM1 1 001	DL DX EDX MM2 XMM2 2 010	BL BX EBX MM3 XMM3 3 011	AH SP ESP MM4 XMM4 4 100	CH BP EBP MM5 XMM5 5 101	DH SI ESI MM6 XMM6 6 110	BH DI EDI MM7 XMM7 7 111
Effective Address	Mod	R/M	Value of ModR/M Byte (in Hexadecimal)						
[EAX] [ECX] [EDX] [EBX] [-][-] disp32 <sup>2</sup> [ESI] [EDI]	00	000 001 010 011 100 101 110 111	00 01 02 03 04 05 06 07	08 09 0A 0B 0C 0D 0E 0F	10 11 12 13 14 15 16 17	18 19 1A 1B 1C 1D 1E 1F	20 21 22 23 24 25 26 27	28 29 2A 2B 2C 2D 2E 2F	30 31 32 33 34 35 36 37
[EAX]+disp8 <sup>3</sup> [ECX]+disp8 [EDX]+disp8 [EBX]+disp8 [-][-]+disp8 [EBP]+disp8 [ESI]+disp8 [EDI]+disp8	01	000 001 010 011 100 101 110 111	40 41 42 43 44 45 46 47	48 49 4A 4B 4C 4D 4E 4F	50 51 52 53 54 55 56 57	58 59 5A 5B 5C 5D 5E 5F	60 61 62 63 64 65 66 67	68 69 6A 6B 6C 6D 6E 6F	70 71 72 73 74 75 76 77
[EAX]+disp32 [ECX]+disp32 [EDX]+disp32 [EBX]+disp32 [-][-]+disp32 [EBP]+disp32 [ESI]+disp32 [EDI]+disp32	10	000 001 010 011 100 101 110 111	80 81 82 83 84 85 86 87	88 89 8A 8B 8C 8D 8E 8F	90 91 92 93 94 95 96 97	98 99 9A 9B 9C 9D 9E 9F	A0 A1 A2 A3 A4 A5 A6 A7	A8 A9 AA AB AC AD AE AF	B0 B1 B2 B3 B4 B5 B6 B7
EAX/AX/AL/MM0/XMM0 ECX/CX/CL/MM/XMM1 EDX/DX/DL/MM2/XMM2 EBX/BX/BL/MM3/XMM3 ESP/SP/AH/MM4/XMM4 EBP/BP/CH/MM5/XMM5 ESI/SI/DH/MM6/XMM6 EDI/DI/BH/MM7/XMM7	11	000 001 010 011 100 101 110 111	C0 C1 C2 C3 C4 C5 C6 C7	C8 C9 CA CB CC CD CE CF	D0 D1 D2 D3 D4 D5 D6 D7	D8 D9 DA DB DC DD DE DF	E0 E1 E2 E3 E4 E5 E6 E7	E8 E9 EA EB EC ED EE EF	F0 F1 F2 F3 F4 F5 F6 F7

**NOTES:**

1. The [-][-] nomenclature means a SIB follows the ModR/M byte.
2. The disp32 nomenclature denotes a 32-bit displacement that follows the ModR/M byte (or the SIB byte if one is present) and that is added to the index.
3. The disp8 nomenclature denotes an 8-bit displacement that follows the ModR/M byte (or the SIB byte if one is present) and that is sign-extended and added to the index.

# Displacement and Immediate

Instruction Prefixes	Opcode	ModR/M	SIB	Displacement	Immediate
Up to four prefixes of 1 byte each (optional)	1-, 2-, or 3-byte opcode	1 byte (if required)	1 byte (if required)	Address displacement of 1, 2, or 4 bytes or none	Immediate data of 1, 2, or 4 bytes or none


The diagram illustrates the bit-level structure of the ModR/M and SIB bytes. The ModR/M byte is 3 bits wide (bits 7-5) and includes the Register/Opcode field (bits 4-2) and the Register Modifier/Mode field (bit 1). The SIB byte is 3 bits wide (bit 7) and includes the Scale factor (bit 7), the Index register (bit 6), and the Base register (bit 5).

- Displacement: [reg + displacement]
  - (mov [rbp+8], rax)
- Immediate: an immediate operand



## ADD—Add

Opcode	Instruction	Op/ En	64-bit Mode	Compat/ Leg Mode	Description
04 <i>ib</i>	ADD AL, <i>imm8</i>	I	Valid	Valid	Add <i>imm8</i> to AL.
05 <i>iw</i>	ADD AX, <i>imm16</i>	I	Valid	Valid	Add <i>imm16</i> to AX.
05 <i>id</i>	ADD EAX, <i>imm32</i>	I	Valid	Valid	Add <i>imm32</i> to EAX.
REX.W + 05 <i>id</i>	ADD RAX, <i>imm32</i>	I	Valid	N.E.	Add <i>imm32</i> sign-extended to 64-bits to RAX.
80 /0 <i>ib</i>	ADD r/m8, <i>imm8</i>	MI	Valid	Valid	Add <i>imm8</i> to r/m8.
REX + 80 /0 <i>ib</i>	ADD r/m8 <sup>*</sup> , <i>imm8</i>	MI	Valid	N.E.	Add sign-extended <i>imm8</i> to r/m8.
81 /0 <i>iw</i>	ADD r/m16, <i>imm16</i>	MI	Valid	Valid	Add <i>imm16</i> to r/m16.
81 /0 <i>id</i>	ADD r/m32, <i>imm32</i>	MI	Valid	Valid	Add <i>imm32</i> to r/m32.
REX.W + 81 /0 <i>id</i>	ADD r/m64, <i>imm32</i>	MI	Valid	N.E.	Add <i>imm32</i> sign-extended to 64-bits to r/m64.
83 /0 <i>ib</i>	ADD r/m16, <i>imm8</i>	MI	Valid	Valid	Add sign-extended <i>imm8</i> to r/m16.
83 /0 <i>ib</i>	ADD r/m32, <i>imm8</i>	MI	Valid	Valid	Add sign-extended <i>imm8</i> to r/m32.
REX.W + 83 /0 <i>ib</i>	ADD r/m64, <i>imm8</i>	MI	Valid	N.E.	Add sign-extended <i>imm8</i> to r/m64.
00 /r	ADD r/m8, r8	MR	Valid	Valid	Add r8 to r/m8.
REX + 00 /r	ADD r/m8 <sup>*</sup> , r8 <sup>*</sup>	MR	Valid	N.E.	Add r8 to r/m8.
01 /r	ADD r/m16, r16	MR	Valid	Valid	Add r16 to r/m16.
01 /r	ADD r/m32, r32	MR	Valid	Valid	Add r32 to r/m32.
REX.W + 01 /r	ADD r/m64, r64	MR	Valid	N.E.	Add r64 to r/m64.
02 /r	ADD r8, r/m8	RM	Valid	Valid	Add r/m8 to r8.
REX + 02 /r	ADD r8 <sup>*</sup> , r/m8 <sup>*</sup>	RM	Valid	N.E.	Add r/m8 to r8.
03 /r	ADD r16, r/m16	RM	Valid	Valid	Add r/m16 to r16.
03 /r	ADD r32, r/m32	RM	Valid	Valid	Add r/m32 to r32.
REX.W + 03 /r	ADD r64, r/m64	RM	Valid	N.E.	Add r/m64 to r64.

# X86 Register Widths



# Example : ADD rdi, 0x38

Instruction Prefixes	Opcode	ModR/M	SIB	Displacement	Immediate
Up to four prefixes of 1 byte each (optional)	1-, 2-, or 3-byte opcode	1 byte (if required)	1 byte (if required)	Address displacement of 1, 2, or 4 bytes or none	Immediate data of 1, 2, or 4 bytes or none
					

Opcode	Instruction
REX.W + 83 /0 ib	ADD r/m64, imm8

- Instruction format: ADD rdi,0x38 => ModR/M: 11000111 (0xc7)
- Binary encoding (hex): 48 83 C7 38

# Exercise!

Opcode	Instruction
E8 cd	CALL rel32
REX.W + 01 /r	ADD r/m64, r64
REX.W + 89 /r	MOV r/m64, r64
REX.W + 83 /0 ib	ADD r/m64, imm8

REX.W == 0x48

- 1) CALL 0x34:
- 2) ADD rax, rdi:
- 3) MOV [rbp - 8], rbx:
- 4) ADD rax, 0x12:

# Exercise!

Opcode	Instruction
E8 cd	CALL rel32
REX.W + 01 /r	ADD r/m64, r64
REX.W + 89 /r	MOV r/m64, r64
REX.W + 83 /0 ib	ADD r/m64, imm8

REX.W == 0x48

- 1) CALL 0x34: E8 34 00 00 00
- 2) ADD rax, rdi: 48 01 F8
- 3) MOV [rbp - 8], rbx: 48 89 5D F8
- 4) ADD rax, 0x12: 48 83 C0 12

# Calling Convention


- The interface between caller / callee
  - How parameters are passed (registers or stack)
  - Which registers the callee must preserve for the caller
    - Caller vs callee-saved registers
  - Determines the stack layout

# Passing Arguments

x86-64	Microsoft x64 calling convention <sup>[14]</sup>	Windows (Microsoft Visual C++, GCC, Intel C++ Compiler, Delphi), UEFI	RCX/XMM0, RDX/XMM1, R8/XMM2, R9/XMM3
	vectorcall	Windows (Microsoft Visual C++)	RCX/XMM0, RDX/XMM1, R8/XMM2, R9/XMM3 + XMM0-XMM5/YMM0-YMM5
	System V AMD64 ABI <sup>[19]</sup>	Solaris, Linux, BSD, OS X (GCC, Intel C++ Compiler)	RDI, RSI, RDX, RCX, R8, R9, XMM0–7

- [https://en.wikipedia.org/wiki/X86\\_calling\\_conventions](https://en.wikipedia.org/wiki/X86_calling_conventions)

# X86 Stack Layout




# IR to Binary Translation

- Input: CFG, Instruction sequence, Value to Reg map
- Output: byte stream (in byte buffer)
- Sequentially visit Instructions
  - An instruction contains opcode and operands
  - You can tell what instruction it is and what machine registers you should use
- E.g.: if (auto BI = dynamic\_cast<BinaryInst\*>(I))
  - If (BI->getOpcode() == OP\_ADD)
    - emitByte(0x48)
    - emitByte(0x83) ...

# Handling Binary Instruction

- IR: ADD R1, R2, R3 (three-address code)
- X86: ADD R1, R3 (two-address code)
  - R1 is read and then written in the same instruction
- Insert move instruction before ADD instructions!


ADD R1, R2, R3



**MOV R1, R2**  
**ADD R1, R3**


# Handling Phi function

- At the end of Basic Block, check Phi functions in successors. Insert MOVs to the Phi destination.



# Handling Branch / Jump

- You may not know yet the actual byte offset of the target instruction
  - Maintain relocation table!
- Keep two data structures
  - Inst (leader) to Offset map
  - Relocation Table
    - Instruction to offsets that need to be fixed!



# Handling function calls

- Store caller-saved registers before calling
- Prepare arguments for the call
- Call the target function
- Recover caller-saved registers after calling


# x86-64 calling conventions

- Linux (System V AMD64 ABI)
  - Caller-saved: RAX, RCX, RDX, RDI, RSI
  - Callee-saved: RBX
- Microsoft Windows
  - Caller-saved: RAX, RCX, RDX
  - Callee-saved: RBX, RDI, RSI

# Handling call to PrintInt(int)

- Store caller-saved registers before calling
- Prepare arguments for the call
  - Move the argument to RDI (Linux) / RCX (Windows)
- Call the target function
  - Define a function that prints integer in your compiler
  - Get the address of PrintInt : &PrintInt
  - Calculate the relative address from the end of the instruction to the target function
- Recover caller-saved registers after calling

# X86 Stack Layout



# JIT Code Cache

- Where the executable bytes are emitted
- You will call this region!
- Memory map a Writable & Executable region
- Linux / OS X: mmap (sys/mman.h) or mprotect
  - E.g. `JITCode = mmap(nullptr, (4 << 10), PROT_EXEC | PROT_WRITE, MAP_PRIVATE | MAP_ANONYMOUS, 0, 0);`  
`((void(*)())JITCode());`
- Windows: HeapCreate (memoryapi.h)
  - E.g. `Handle = HeapCreate(HEAP_CREATE_ENABLE_EXECUTE, ...)`  
`JITCode = HeapAlloc(Handle, ...)`

# Function Prologue / Epilogue

- Function prologue (start of the function)
  - Push caller's frame pointer
  - Prepare the caller's stack frame (decrement)
  - Save callee-saved registers
- Function epilogue (right before return instructions)
  - Recover callee-saved registers
  - Recover the original stack pointer
  - Pop caller's frame pointer

# Prologue / Epilogue for Linux

- Prologue

55	pushq %rbp
48 89 e5	movq %rsp, %rbp
48 83 ec 30	subq \$0x30, %rsp
48 89 5d f8	movq %rbx, -0x8(%rbp)

- Epilogue

48 8b 5d f8	movq -0x8(%rbp), %rbx
48 83 c4 30	addq \$0x30, %rsp
5d	popq %rbp

8\* StackSize;

StackSize =

#Spills + #Callee-saved registers

(if there's a function call) + #Caller-saved registers

# Step by Step

- Allocate executable memory region
- Emit function prologue
- Sequentially iterate over instructions
  - Handle each instruction based on its type
    - Special care: BinaryInst, PhiFunction, CallInst
    - Emit right bytes for the instruction and operands as specified in ISA
    - Emit epilogue right before each return instruction

# Tips - objdump

- objdump -d obj.o > obj.asm

```
db> Disassembly of section .text:t.x86-disassembly-flavor intel for lld
action) for llDb
000000010000009f0 <_main>:
    10000009f0: 55                      push   %rbp
    10000009f1: 48 89 e5                mov    %rsp,%rbp
    10000009f4: 48 83 ec 20             sub    $0x20,%rsp
    10000009f8: c7 45 fc 00 00 00 00  movl   $0x0,-0x4(%rbp)
    10000009ff: 89 7d f8                mov    %edi,-0x8(%rbp)
    1000000a02: 48 89 75 f0             mov    %rsi,-0x10(%rbp)
    1000000a06: 48 8b 75 f0             mov    -0x10(%rbp),%rsi
    1000000a0a: 48 8b 76 08             mov    0x8(%rsi),%rsi
    1000000a0e: 48 8d 7d e0             lea    -0x20(%rbp),%rdi
    1000000a12: e8 19 00 00 00         callq  1000000a30 <__ZN3JVMC1EPKc>
    1000000a17: c7 45 fc 00 00 00 00  movl   $0x0,-0x4(%rbp)
    1000000a1e: 48 8d 7d e0             lea    -0x20(%rbp),%rdi
    1000000a22: e8 39 00 00 00         callq  1000000a60 <__ZN3JVMD1Ev>
    1000000a27: 8b 45 fc               mov    -0x4(%rbp),%eax
    1000000a2a: 48 83 c4 20             add    $0x20,%rsp
    1000000a2e: 5d                   pop    %rbp
    1000000a2f: c3                   retq
```

# Tips – gdb, lldb

- Disassemble your JIT code (**jitptr**) in memory
  - (gdb) `disas jitptr, +length`
  - (lldb) `disas -s jitptr -b -c length`
  - Replace **jitptr** and **length** with yours
- E.g. (gdb) `disas 0x32c4,+32`  
Dump of assembler code from 0x32c4 to 0x32e4:  
`0x32c4 <main+204>: addil 0,dp`  
`0x32c8 <main+208>: ldw 0x22c(sr0,r1),r26`  
`0x32cc <main+212>: ldil 0x3000,r31`  
...

# Disassembly syntax

- Intel vs AT&T syntax
  - AT&T : “sub \$0x20,%rsp” (default in gdb, objdump)
  - Intel : “sub rsp, 0x20”
- Changing the setting
  - (gdb) disassembly-flavor intel
  - objdump -d -M intel obj.o > obj.asm